

READ CYCLE

A Read cycle is performed by maintaining Write Enable (\overline{WE}) high during a $\overline{RAS}/\overline{CAS}$ operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time, t_{ACC} , is the longer of the two calculated intervals:

$$1. t_{ACC} = t_{RAC} \text{ OR } 2. t_{ACC} = t_{RCD} + t_{CAC}$$

Access time from \overline{RAS} , t_{RAC} , and access time from \overline{CAS} , t_{CAC} , are device parameters. Row to column address strobe delay time, t_{RCD} , are system dependent timing parameters. For example, substituting the device parameters of the 2118-3 yields:

$$3. t_{ACC} = t_{RAC} = 100\text{nsec for } 20\text{nsec} \leq t_{RCD} \leq 50\text{nsec}$$

OR

$$4. t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 50 \text{ for } t_{RCD} > 50\text{nsec}$$

Note that if $20\text{nsec} \leq t_{RCD} \leq 50\text{nsec}$ device access time is determined by equation 3 and is equal to t_{RAC} . If $t_{RCD} > 50\text{nsec}$, access time is determined by equation 4. This 30nsec interval (shown in the t_{RCD} inequality in equation 3) in which the falling edge of \overline{CAS} can occur without affecting access time is provided to allow for system timing skew in the generation of \overline{CAS} .

REFRESH CYCLES

Each of the 128 rows of the 2118 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

1. Read Cycle
2. Write Cycle (Early Write, Delayed Write or Read-Modify-Write)
3. RAS-only Cycle

refreshes the selected row as defined by the low order (\overline{RAS}) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A \overline{RAS} -only refresh cycle is the recommended technique for most applications to provide for data retention. A \overline{RAS} -only refresh cycle maintains the D_{OUT} in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

$\overline{RAS}/\overline{CAS}$ TIMING

\overline{RAS} and \overline{CAS} have minimum pulse widths as defined by t_{RAS} and t_{CAS} respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by bringing \overline{RAS} and/or \overline{CAS} low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, t_{RP} , has been met.

DATA OUTPUT OPERATION


The 2118 Data Output (D_{OUT}), which has three-state capability, is controlled by \overline{CAS} . During \overline{CAS} high state (\overline{CAS} at V_{IH}) the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

Intel 2118 Data Output Operation for Various Types of Cycles

Type of Cycle	D_{OUT} State
Read Cycle	Data From Addressed Memory Cell
Early Write Cycle	HI-Z
\overline{RAS} -Only Refresh Cycle	HI-Z
\overline{CAS} -Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed Memory Cell
Delayed Write Cycle	Indeterminate

HIDDEN REFRESH

A feature of the 2118 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period (t_{RP}), executing a " \overline{RAS} -Only" refresh cycle, but with \overline{CAS} held low (see Figure below).




This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.


POWER ON

The 2118 requires no power on sequence. After the application of the V_{DD} supply, or after extended periods of bias (greater than 2ms) without clocks, the device must perform a minimum of eight (8) initialization cycles (any combination of cycles containing a \overline{RAS} clock such as \overline{RAS} -only refresh) prior to normal operation.

The V_{DD} current (I_{DD}) requirement of the 2118 during power on is, however, dependent upon the input levels of \overline{RAS} and \overline{CAS} . If the input levels of these clocks are at V_{IH} or V_{DD} , whichever is lower, the I_{DD} requirement per device is I_{DD1} (I_{DD} standby). If the input levels for these clocks are lower than V_{IH} or V_{DD} the I_{DD} requirement will be greater than I_{DD1} . For large systems, this current requirement for I_{DD} could be substantially more than that for which the system has been designed. A system which has been designed, assuming the majority of devices to be operating in the refresh/standby mode, may produce sufficient I_{DD} loading such that the power supply may current limit. To assure that the system will not experience such loading during power on, a pullup resistor for each clock input to V_{DD} to maintain the non-selected current level (I_{DD1}) for the power supply is recommended.

PAGE MODE
WRITE CYCLE

PAGE MODE READ-MODIFY-WRITE CYCLE



APPLICATIONS

The Intel® 2118 is produced with HMOS, a high performance MOS technology which incorporates on chip substrate bias generation. This process, combined with new circuit design concepts, allows the 2118 to operate from a single +5V power supply, eliminating the +12V and -5V requirements. Pins 1 and 9 are not connected, which allows P.C.B. layout for future higher density memory generations.

The 2118 is functionally compatible with the industry standard 16-pin 16K dynamic RAMs, except for the power supply requirements. Replacing the +12V supply with a +5V supply and eliminating the -5V bias altogether, allows simple upgrade both in power and performance. To achieve total speed performance upgrade, however, the timing circuitry must be modified to accommodate the higher performance.

D.C. AND A.C. CHARACTERISTICS, PAGE MODE^[7,8,11]


$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

For Page Mode Operation order 2118-2 S6328, 2118-3 S6329, 2118-4 S6330, or 2118-7 S6331.

Symbol	Parameter	2118-2 S6328		2118-3 S6329		2118-4 S6330		2118-7 S6331		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t_{PC}	Page Mode Read or Write Cycle	110		130		160		190		ns	
t_{PCM}	Page Mode Read Modify Write	160		190		235		280		ns	
t_{CP}	CAS Precharge Time, Page Cycle	50		60		70		85		ns	
t_{RPM}	RAS Pulse Width, Page Mode	100	10000	125	10000	150	10000	175	10000	ns	
t_{CAS}	CAS Pulse Width	50	10000	60	10000	80	10000	95	10000	ns	
I_{DD4}	V_{DD} Supply Current Page Mode, Minimum t_{PC} , Minimum t_{CAS}		20		20		17		15	mA	

WAVEFORMS


PAGE MODE READ CYCLE




- NOTES: 1,2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 3,4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} \leq I_{ILO}$.
 6. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF \overline{CAS} OR \overline{RAS} , WHICHEVER OCCURS FIRST.
 7. ALL VOLTAGES REFERENCED TO V_{SS} .
 8. AC CHARACTERISTIC ASSUME $t_T = 5\text{ns}$.
 9. SEE THE TYPICAL CHARACTERISTICS SECTION FOR VALUES OF THIS PARAMETER UNDER ALTERNATE CONDITIONS.
 10. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).
 11. ALL PREVIOUSLY SPECIFIED A.C. AND D.C. CHARACTERISTICS ARE APPLICABLE TO THEIR RESPECTIVE PAGE MODE DEVICE (i.e., 2118-3, S6329 WILL OPERATE AS A 2118-3).

WAVEFORMS

READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE



HIDDEN REFRESH CYCLE

(For Hidden Refresh Operation order 2118-2 S6444, S2118-3 S6445, 2118-4 S6446 or 2118-7 S6447)




- NOTES: 1, 2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 3, 4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} \leq |I_{OL}|$.
 6. t_{DS} AND t_{DH} ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST.
 7. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF \overline{CAS} OR \overline{RAS} , WHICHEVER OCCURS FIRST.
 8. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).


PRELIMINARY
 Note: This is not a final specification.
 Parametric limits are subject to change.

WAVEFORMS

READ CYCLE



WRITE CYCLE



- NOTES:
- 1, 2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 - 3, 4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{\text{OUT}} \leq |I_{\text{OL}}|$.
 6. t_{DS} AND t_{DH} ARE REFERENCED TO $\overline{\text{CAS}}$ OR $\overline{\text{WE}}$, WHICHEVER OCCURS LAST.
 7. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF $\overline{\text{CAS}}$ OR $\overline{\text{RAS}}$, WHICHEVER OCCURS FIRST.
 8. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$ CYCLES PRECEDED BY A $\overline{\text{CAS}}$ -ONLY CYCLE (I.E., FOR SYSTEMS WHERE $\overline{\text{CAS}}$ HAS NOT BEEN DECODED WITH $\overline{\text{RAS}}$).

A.C. CHARACTERISTICS^[1,2,3]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.

READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

Symbol	Parameter	2118-2		2118-3		2118-4		2118-7		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t_{RAC}	Access Time From \overline{RAS}		80		100		120		150	ns	4,5
t_{CAC}	Access Time From \overline{CAS}		40		50		65		80	ns	4,5,6
t_{REF}	Time Between Refresh		2		2		2		2	ms	
t_{RP}	\overline{RAS} Precharge Time	95		110		120		135		ns	
t_{CPN}	\overline{CAS} Precharge Time (non-page cycles)	40		50		55		70		ns	
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	0		0		0		0		ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	40	20	50	20	55	25	70	ns	7
t_{RSH}	\overline{RAS} Hold Time	55		65		85		105		ns	
t_{CSH}	\overline{CAS} Hold Time	90		110		135		165		ns	
t_{ASR}	Row Address Set-Up Time	0		0		0		0		ns	
t_{RAH}	Row Address Hold Time	10		10		10		15		ns	
t_{ASC}	Column Address Set-Up Time	0		0		0		0		ns	
t_{CAH}	Column Address Hold Time	15		15		15		20		ns	
t_{AR}	Column Address Hold Time, to \overline{RAS}	55		65		70		90		ns	
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	3	50	ns	8
t_{OFF}	Output Buffer Turn Off Delay	0	40	0	45	0	50	0	60	ns	

READ AND REFRESH CYCLES

t_{RC}	Random Read Cycle Time	200		235		270		320		ns	
t_{RAS}	\overline{RAS} Pulse Width	95	10000	115	10000	140	10000	175	10000	ns	
t_{CAS}	\overline{CAS} Pulse Width	50	10000	60	10000	80	10000	95	10000	ns	
t_{RCS}	Read Command Set-Up Time	0		0		0		0		ns	
t_{RCH}	Read Command Hold Time	0		0		0		0		ns	

WRITE CYCLE

t_{RC}	Random Write Cycle Time	200		235		270		320		ns	
t_{RAS}	\overline{RAS} Pulse Width	95	10000	115	10000	140	10000	175	10000	ns	
t_{CAS}	\overline{CAS} Pulse Width	50	10000	60	10000	80	10000	95	10000	ns	
t_{WCS}	Write Command Set-Up Time	0		0		0		0		ns	9
t_{WCH}	Write Command Hold Time	30		30		35		45		ns	
t_{WCR}	Write Command Hold Time, to \overline{RAS}	70		80		90		115		ns	
t_{WP}	Write Command Pulse Width	35		35		40		50		ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	60		70		90		110		ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	55		65		85		100		ns	
t_{DS}	Data-In Set-Up Time	0		0		0		0		ns	
t_{DH}	Data-In Hold Time	30		30		35		45		ns	
t_{DHR}	Data-In Hold Time, to \overline{RAS}	70		80		90		115		ns	

READ-MODIFY-WRITE CYCLE

t_{RWC}	Read-Modify-Write Cycle Time	250		295		345		410		ns	
t_{RRW}	RMW Cycle \overline{RAS} Pulse Width	145	10000	175	10000	215	10000	265	10000	ns	
t_{CRW}	RMW Cycle \overline{CAS} Pulse Width	100	10000	120	10000	155	10000	185	10000	ns	
t_{RWd}	\overline{RAS} to \overline{WE} Delay	80		100		120		150		ns	9
t_{CWD}	\overline{CAS} to \overline{WE} Delay	40		50		65		80		ns	9

NOTES:

1. All voltages referenced to V_{SS} .
2. Eight cycles are required after power-up or prolonged periods (greater than 2ms) of \overline{RAS} inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
3. A.C. Characteristics assume $t_T = 5\text{ns}$.
4. Assume that $t_{ACD} \leq t_{ACD}(\text{max.})$. If t_{ACD} is greater than $t_{ACD}(\text{max.})$ then t_{RAC} will increase by the amount that t_{ACD} exceeds $t_{ACD}(\text{max.})$.
5. Load = 2 TTL loads and 100pF.
6. Assumes $t_{RCD} \geq t_{RCD}(\text{max.})$.

7. $t_{RCD}(\text{max.})$ is specified as a reference point only; if t_{RCD} is less than $t_{RCD}(\text{max.})$ access time is t_{RAC} ; if t_{RCD} is greater than $t_{RCD}(\text{max.})$ access time is $t_{RCD} + t_{CAC}$.
8. t_T is measured between $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$.
9. t_{WCS} , t_{CWD} and t_{RPd} are specified as reference points only. If $t_{WCS} \geq t_{WCS}(\text{min.})$ the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{RPd} \geq t_{RPd}(\text{min.})$, the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	... -10°C to +80°C
Storage Temperature	... -65°C to +150°C
Voltage on Any Pin Relative to V _{SS}	... 7.5V
Data Out Current	... 50mA
Power Dissipation	... 1.0W

***COMMENT:**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1]

T_A = 0°C to 70°C, V_{DD} = 5V ±10%, V_{SS} = 0V, unless otherwise noted.

Symbol	Parameter	Limits			Unit	Test Conditions	Notes
		Min.	Typ. ^[3]	Max.			
I _{LI}	Input Load Current (any input)		0.1	10	μA	V _{IN} =V _{SS} to V _{DD}	
I _{LO}	Output Leakage Current for High Impedance State		0.1	10	μA	Chip Deselected: $\overline{\text{CAS}}$ at V _{IH} , V _{OUT} = 0 to 5.5V	
I _{DD1}	V _{DD} Supply Current, Standby		1.5	3	mA	$\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ at V _{IH}	
I _{DD2}	V _{DD} Supply Current, Operating		20	29	mA	2118-2, t _{RC} = t _{RCMIN}	4
			18	25	mA	2118-3, t _{RC} = t _{RCMIN}	4
			15	22	mA	2118-4, t _{RC} = t _{RCMIN}	4
			14	22	mA	2118-7, t _{RC} = t _{RCMIN}	4
I _{DD3}	V _{DD} Supply Current, $\overline{\text{RAS}}$ -Only Cycle		18	24	mA	2118-2, t _{RC} = t _{RCMIN}	4
			16	20	mA	2118-3, t _{RC} = t _{RCMIN}	4
			14	18	mA	2118-4, t _{RC} = t _{RCMIN}	4
			13	18	mA	2118-7, t _{RC} = t _{RCMIN}	4
I _{DD5}	V _{DD} Supply Current, Standby, Output Enabled		2	4	mA	$\overline{\text{CAS}}$ at V _{IL} , $\overline{\text{RAS}}$ at V _{IH}	4
V _{IL}	Input Low Voltage (all inputs)	-2.0		0.8	V		
V _{IH}	Input High Voltage (all inputs)	2.4		7.0	V		
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 4.2mA	
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -5mA	

NOTES:

1. All voltages referenced to V_{SS}.
2. See the Typical Characteristics Section for values of this parameter under alternate conditions.
3. Typical values are for T_A = 25°C and nominal supply voltages.
4. I_{DD} is dependent on output loading when the device output is selected. Specified I_{DD MAX} is measured with the output open.

CAPACITANCE^[1]

T_A = 25°C, V_{DD} = 5V ±10%, V_{SS} = 0V, unless otherwise noted.

Symbol	Parameter	Typ.	Max.	Unit
C _{I1}	Address, Data In	3	5	pF
C _{I2}	$\overline{\text{RAS}}$ Capacitance, $\overline{\text{WE}}$ Capacitance	4	7	pF
C _{I3}	$\overline{\text{CAS}}$ Capacitance	6	10	pF
C _O	Data Output Capacitance	4	7	pF

NOTES:

1. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

$$C = \frac{I \Delta t}{\Delta V}$$
with ΔV equal to 3 volts and power supplies at nominal levels.



Technical Information Center
Intel Corporation
3585 S.W. 198th Ave.
Aloha, OR 97005

PRELIMINARY
Notice: This is not a final specification. Some parameters are subject to change.

2118 FAMILY 16,384 x 1 BIT DYNAMIC RAM

	2118-2	2118-3	2118-4	2118-7
Maximum Access Time (ns)	80	100	120	150
Read, Write Cycle (ns)	200	235	270	320
Read-Modify-Write Cycle (ns)	250	295	345	410

- Single +5V Supply, $\pm 10\%$ Tolerance
- HMOS Technology
- Low Power: 160mW Max. Operating
16mW Max. Standby
- Low V_{DD} Current Transients
- All Inputs, Including Clocks,
TTL Compatible
- Non-Latched Output is Three-State,
TTL Compatible
- \overline{RAS} Only Refresh
- 128 Refresh Cycles Required
Every 2ms
- Page Mode Capability
- \overline{CAS} Controlled Output Allows
Hidden Refresh

The Intel® 2118 is a 16,384 word by 1-bit Dynamic MOS RAM designed to operate from a single +5V power supply. The 2118 is fabricated using HMOS — a production proven process for high performance, high reliability, and high storage density.


The 2118 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients contribute to the high noise immunity of the 2118 in a system environment.

Multiplexing the 14 address bits into the 7 address input pins allows the 2118 to be packaged in the industry standard 16-pin DIP. The two 7-bit address words are latched into the 2118 by the two TTL clocks, Row Address Strobe (\overline{RAS}) and Column Address Strobe (\overline{CAS}). Non-critical timing requirements for \overline{RAS} and \overline{CAS} allow use of the address multiplexing technique while maintaining high performance.

The 2118 three-state output is controlled by \overline{CAS} , independent of \overline{RAS} . After a valid read or read-modify-write cycle, data is latched on the output by holding \overline{CAS} low. The data out pin is returned to the high impedance state by returning \overline{CAS} to a high state. The 2118 hidden refresh feature allows \overline{CAS} to be held low to maintain latched data while \overline{RAS} is used to execute \overline{RAS} -only refresh cycles.

The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing \overline{RAS} -only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A_0 through A_6 during a 2ms period. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.

PIN CONFIGURATION LOGIC SYMBOL



A_0 - A_6	ADDRESS INPUTS
\overline{CAS}	COLUMN ADDRESS STROBE
D_{IN}	DATA IN
D_{OUT}	DATA OUT
\overline{WE}	WRITE ENABLE
\overline{RAS}	ROW ADDRESS STROBE
V_{DD}	POWER (+5V)
V_{SS}	GROUND

BLOCK DIAGRAM

